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Abstract—Quantized low-precision neural networks are very
popular because they require less computational resources for
inference and can provide high performance, which is vital
for real-time and embedded recognition systems. However, their
advantages are apparent for FPGA and ASIC devices, while
general-purpose processor architectures are not always able
to perform low-bit integer computations efficiently. The most
frequently used low-precision neural network model for mobile
central processors is an 8-bit quantized network. However, in a
number of cases, it is possible to use fewer bits for weights and
activations, and the only problem is the difficulty of efficient
implementation. We introduce an efficient implementation of
4-bit matrix multiplication for quantized neural networks and
perform time measurements on a mobile ARM processor. It
shows 2.9 times speedup compared to standard floating-point
multiplication and is 1.5 times faster than 8-bit quantized one.
We also demonstrate a 4-bit quantized neural network for OCR
recognition on the MIDV-500 dataset. 4-bit quantization gives
95.0% accuracy and 48% overall inference speedup, while an 8-
bit quantized network gives 95.4% accuracy and 39% speedup.
The results show that 4-bit quantization perfectly suits mobile
devices, yielding good enough accuracy and low inference time.
Index Terms—Quantized neural networks, convolutional neu-
ral networks
I. INTRODUCTION
Nowadays, convolutional neural networks (CNNs) are
widely used to solve pattern recognition, segmentation, ob-
ject detection, and other problems [1], [2], [3], [4]. Often
applications that solve these problems run on low-powered
mobile devices like smartphones and IoT devices with limited
computational and memory resources. It strongly restricts the
use of deep convolutional neural networks, which generally
require a vast amount of memory and perform billions of
multiplications. Moreover, real-time recognition systems (for
example, [5], [6], [7]) impose even more time constraints on
CNNs.
There are several ways for CNNs to satisfy the efficiency
constraints of mobile devices. One way is to simplify neural
network: use pruning [8] to remove non-informative weights
or knowledge distillation [9] to transfer knowledge to smaller
network, train neural network with early exit [10]. Those
methods modify or completely change the neural network,
but we also can accelerate inference while preserving network
architecture.
As was mentioned in [11] direct convolution algorithm is
extremely ineffective, compared to GEMM-based algorithms,
which convert the convolution problem into a GEMM (Matrix-
Matrix Multiplication) problem. Therefore a significant part
of computations during inference of CNNs is matrix multi-
plication. Of course, to perform fast matrix multiplication on
specific devices, one can use optimized libraries and BLAS
packages. They provide efficient linear algebra algorithms and
are available for many computing architectures. They suit
perfectly for a fast inference of standard floating-point neural
networks (Eigen library [12], for example). The next speed
up step is to approximate floating-point matrices with low-bit
integer ones. This process is called quantization, and neural
networks that benefit from such approximations are called
quantized neural networks (QNNs). The critical difference
between the multiplication of low-bit matrices and floating-
point ones is that low-bit multiplication should be widening.
Therefore, we can not use standard methods and need special
libraries and frameworks. For example, Google’s gemmlowp
library [13] provides low-precision matrix multiplication for
8-bit QNNs. They use 8-bit unsigned integers for inputs
and accumulate the result into 32-bit integers. In Facebook’s
QNNPACK [14], authors also use 8-bit unsigned integers for
inputs but re-quantize 32-bit intermediates to get 8-bit outputs.
Of course, there are many QNNs, which use 8-bit [15], 4-
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bit [16], 2-bit ternary [17] even binary [18] and other low-
bit quantization schemes [19]. The main problem of such
approaches is that they can achieve high performance basically
on special chips [20] or FPGA [21] because modern central
(CPU) and graphical (GPU) processors do not provide enough
commands to work with separate bits: they only allow to
access 8-bit (or multiple of 8-bit) blocks and perform com-
putations on them. Therefore, efficient QNN implementations
for CPUs mainly do not use less than 8-bit matrices and highly
specialize for a target CPU architecture to achieve inference
time speed up [22].
In this paper, we provide an algorithm for fast inference of
4-bit quantized neural network on CPU. As was proven before,
CNN models with 4-bit quantization are viable, and even that
with just a few percent accuracy degradation, retraining CNN
models may be unnecessary for 4-bit quantization [23]. But to
our best knowledge, no research was focused on an efficient
implementation of 4-bit QNNs. At first, we introduce our fast
matrix multiplication algorithm for 4-bit quantized matrices
with a 16-bit integer result matrix. It uses the advantages
of modern mobile CPU architectures on the example of the
ARM architecture. We compare its efficiency with an 8-bit
multiplication method similar to one from gemmlowp library,
with traditional floating-point and 32-bit integer matrix mul-
tiplication. We also show the computational efficiency of 4-
and 8-bit QNNs with quantized convolutional layers compared
to traditional floating-point CNNs and naive implementation
of QNN based on 32-bit integer matrix multiplication. In
our experiments, we perform character recognition of the
Machine-Readable Zone of documents from the MIDV-500
dataset [24].
II. QUANTIZED MATRIX MULTIPLICATION
A. Quantization scheme
In the paper we use the linear quantization method:
wˆi =
⌊wi
s
⌋
− z
s =
max(maxi wi, 0)−min(mini wi, 0)
2p − 1
z = min(min
i
wi, 0),
(1)
where wˆi denotes quantized values, wi are floating-point
values, s is scale factor, z is a zero-point (offset), p is a number
of bits used in quantized values (in our case it is 4, in case of
gemmlowp library – 8).
B. Quantized multiplication
Let us consider the quantized approximation of matrix
multiplication R =WX:
rij =
D∑
k=1
wikxkj ≈
D∑
k=1
sw(wˆik − zw)sx(xˆkj − zx)
= swsx
( D∑
k=1
wˆikxˆkj − zw
D∑
k=1
xˆkj − zx
D∑
k=1
wˆik +Dzxzw
)
(2)
where rij denotes values of R matrix, wik and xkj are values
of W and X matrices, wˆik and wˆik are their quantized
approximations due to (1), sw and sx are scale factors, zw and
zx are zero-points and D is a depth of multiplication (number
of columns in left matrix (W ) and rows in right matrix(X)).
The first term in (2) is a result of matrix multiplication of
quantized matrices, the second is a sum over rows of quantized
right matrix multiplied by zero-point of left matrix and can
be effectively computed while unrolling activation matrix, the
third term is the sum over columns of the left matrix multiplied
by zero-point of the right matrix, and the last term is simply a
constant. In QNN W is a matrix of weights, so its quantized
approximation, scale factor, zero point and sums over columns
can be computed only once to speed up inference.
For 8-bit quantization wˆik and xˆkj are unsigned 8-bit
integers and thus have values in range [0, . . . , 255], in process
of multiplication they are zero-expanded to 16-bit integers
and their sums (first term of (2)) are stored in 32-bit integer
accumulators. For 4-bit quantization (in range [0 . . . , 15]) zero-
expanded to 8-bit with 16-bit accumulators.
C. Quantized multiplication kernel
As mentioned above, to speed up neural network compu-
tations we need effective matrix multiplication. To achieve
it we take advantage of SIMD-extension of ARM processor,
which allows us to compute the same instruction on several
values at once. ARM SIMD stores values in 128 or 64-bit
registers. According to ARM architecture reference manual
[25] on ARM-v7 there are 16 128-bit registers which can be
viewed as 32 64-bit registers. Knowing that we construct a
multiplication kernel (a function that simultaneously computes
several values of result matrix). It takes blocks from left and
right matrices and computes a block of the result values which
are then added to the current value of accumulators. In Fig.2
kernel layout is shown. We use 2 kernels: bigger one for a
major part of a matrix and smaller for a ”tail” of a matrix
that can not be processed by a big kernel. The rest of the
matrix is processed without SIMD acceleration. We use 16-
bit accumulators, so our kernel sizes are 24× 4 and 8× 4 for
bigger and smaller kernels respectively.
For kernel to work efficiently it needs to minimize the
number of loads from memory, so before multiplication itself
values from the left and right matrices packed in temporal
buffers in a specific order. In our implementation values of
the right matrix are stored in temporal buffer RHS so the first
2 values from 1st, 2nd, 3d and 4th column are followed by the
second 2 values from the same columns, than 3d, etc. If the
number of columns is not divided by 4, or the number of rows
is not divided by 2 the rest of the matrix is not packed into a
temporal buffer and is processed without SIMD acceleration.
The order of values in the temporal buffer of left matrix LHS
depends on kernel size: for smaller kernel first 8 values from
the 1st column are followed by the first 8 values from 2nd, 3d,
etc. For bigger kernel its values 1-8 from 1st column 1-8 from
2nd, 9-16 from 1st, 9-16 from 2nd, 17-24 from 1st 17-24 from
2nd than go 3d and 4th columns, etc. Again if the number
of rows is not divided by the number of rows in kernel or
number of columns is not divided by 2 is not packed into the
temporal buffer and is processed without SIMD acceleration.
Fig. 1 illustrates how values from right and left matrices are
stored in RHS and LHS buffers, in case of smaller kernel.
(a) RHS
(b) LHS
Fig. 1. Order or values of right (1a) and left (1b) matrices in temporal buffers
One step of matrix multiplication is shown in Fig.2 registers
are denoted as res for 16-bit unsigned integer accumulators,
rhs and lhs for blocks of 8 4-bit integers from right and
left matrices, zero-extended to 8 bits. Registers rhs and lhs
sequentially load values from buffers RHS and LHS, nubers
denote order of elements in original matrix. This way we
need only one memory call to load 64-bit rhs register and
another one (or three for bigger kernel) to load 128-bit lhs
registers. When all registers are loaded, each value of rhs
register is duplicated and stored in another 64-bit register
using VDUP LANE. The result is multiplied by corresponding
half of lhs register and added to res register with a single
VMAL instruction. After the summation over depth dimension
is finished res registers are stored back into a memory.
For smaller kernel pseudocode of our method is given
below:
pack right matrix into RHS
pack left matrix into LHS
for j in 0, ..., cols / nr
{res0 ... res3} ← next result block
for i in 0, ..., rows / mr
for k in 0, ..., depth / 2
lhs ← next block from LHS
rhs ← next block from RHS
VMAL(dst0, LOW(lhs), rhs[0]);
VMAL(dst0, HIGH(lhs), rhs[1]);
...
VMAL(dst3, LOW(lhs), rhs[6]);
VMAL(dst3, HIGH(lhs), rhs[7]);
result block ← {res0 ... res3}
Here notation LOW and HIGH stands for getting lower
or higher half of a register (which does not generate any
instructions on assembler level) and rhs[n] getting and
duplicating n’th bit of rhs using VDUP LANE instruction,
cols, rows and depth represent dimensions on matrices,
nr, mr are height and width of a kernel (in our case they
are 8 and 4 and 24 and 4 for smaller and bigger kernels
respectively). Algorithm for a bigger kernel is similar to this
one but uses more registers.
The bigger kernel uses 15 of 16 128-bit ARM vector
registers and one 64-bit, in this way we minimize calls to
memory and a total number of instructions: in inner loop
we upload only 3-128 bit registers and one 64 bit and use
24 VMAL and VDUP LANE instructions to compute 384
multiplications and additions.
III. QNN MODEL
Based on proposed quantization scheme (1) and algorithm
of matrix multiplication, described above we propose QNN
model.
A. Quantized convolution layer
Let us consider
rˆij =
D∑
k=1
wˆikxˆkj − zw
D∑
k=1
xˆkj − zx
D∑
k=1
wˆik +Dzxzw, (3)
where deffinition are the same as in (2). Than
rij = swsxrˆij . (4)
So we can treat {rˆij} as quantized matrix with the zero-
point zr = 0 and the scale factor sr = swsx. That is why
we do not convert the quantized result back to 32-bit floating-
point values but preserve it as is in 16-bit integer form for 4-bit
quantization (and 32-bit integer for 8-bit quantization), then
pass it through activation function to the next layer where it is
quantized to 4-bit (8-bit) once again. If that quantization results
in s∗x scale factor, than total scale factor will be s = s
∗
xsr.
As we can see all terms in (2) are signed integers. In our
case they are signed 16-bit integers, which means that first
term should be less than 215−1 to avoid integer overflow. Due
to (1) wˆik and xˆkj are not greater than 15, so their product is
not greater than 225. That gives us theoretical constraint on
depth of matrix multiplication: D ≤
⌊
215 − 1
225
⌋
= 145.
In case of convolution D = khkwc, where kh and kw are
convolution kernel height and width, c is a number of channels
(a) Smaller kernel
(b) Bigger kernel
Fig. 2. Kernel layout. rhs is a block of a right matrix and consists of 8 8-bit
values. lhs is a 128-bit block of a left matrix, storing 16 8-bit values. Each
lower and upper parts of registers are separated with vertical line. res are
128-bit blocks of a result matrix, storing 8 16-bit values each.
in input of current layer. So for q-bit quantization with p-
bit accumulators we obtain a constraint on number of input
channels:
c ≤
⌊
2p−1 − 1
(2q − 1)2
⌋
1
khkw
. (5)
This gives us 145 channels for 1 × 1 convolution kernel,
16 channels for 3 × 3 kernel, and only 5 channels for 5 × 5
convolutions. To weaken this constraint one can compute
the first term in unsigned 16-bit integers than zero expand
it up to 32-bits and compute (3) in 32-bit signed integers.
This way first term should be less than 216 − 1, and so
D ≤
⌊
216 − 1
225
⌋
= 291.
However, the situation, when all quantized values in one row
of unrolled filter matrix equal to 15, is not likely to happen in
practice, so one can try to use more channels.
B. Quantized network
Although quantized integer computations are faster then
floating-point, mobile CPUs do not constrain us to use only
integer operations the way it is done in end-to-end QNNs
[26]. To achieve better inference results, we can preserve some
layers not quantized like in [27], where authors do not quantize
the first and last layers of a network. In our experiment, we do
not quantize only the last one. So our QNN model consists of
quantized layers (Q) and not quantized layers (F) with floating-
point weights and activations.
For each quantized layer, we convert weights matrix (un-
rolled for convolution layers) according to (1) and save scale
factor sw, zero point zw and sums of rows of this matrix∑D
k=1 wˆik.
During network inference, the quantized layer converts its
input according to (1) and returns a 16-bit integer activation
(3) vector and a scale factor, that can be used to convert the
data back to floating-point.
To be more specific let us consider inputs (with conversions
if needed) and outputs of F and Q layers, depending on the
previous layer (input of a network is treated as F).
• F→ F. Input: floating-point activation. Output: floating-
point activation.
• F→ Q. Input: floating-point activation. It is quantized to
4-bit integer with scale factor sx. Output: 16-bit integer
activation, scale factor s = sxsw.
• Q → Q. Input: 16-bit integer activation, scale factor s∗.
Activation is quantized to 4-bit integer with scale factor
sx. Output: 16-bit integer activation, scale factor s =
sxsws
∗.
• Q → F. Input: 16-bit integer activation, scale factor
s∗. Activation is converted back to floating-point by
multiplication by s∗. Output: floating-point activation.
C. Training and fine-tuning
To train our 4-bit QNN we first train CNN with only
floating-point weights. We can not simply quantize all its
layers and apply such a network, because quantization error for
4-bit approximation is significant and rises dramatically with
increasing of the layer number. To deal with this problem we
apply layer-by-layer fine-tuning as described in [28]: quantize
the first layer, freeze its weights and retrain the rest of the
network, then quantize and freeze the second layer and so
one. The fully-connected layer remains not quantized.
IV. EXPERIMENTS
A. Matrix multiplication
First we compare the time required to compute matrix
multiplication of 32-bit floating-point, 32-bit integers, 8-bit
integers and 4-bit unsigned integers values. For 4-bit integers
we use the algorithm described in section II, for 8-bit we use
an algorithm similar to one from gemmlowp, and for floating-
point and 32-bit integers an algorithm from Eigen library. We
randomly initialize matrices, compute matrix multiplication
several times, take average time and repeat the experiment
with different initialization until a result is stable enough. We
take different sizes of matrices that are close to those which
appear in compact lightweight CNNs.
All tests are performed in a single thread of ODROID-XU4
device with Samsung Exynos5422 ARM processor.
Results are provided in a Table I. We can see that multipli-
cation of 32-bit integers and floating point values takes almost
the same time, multiplication of 4-bit unsigned integers works
approximately 2.4 times faster than that of 32-bit floating-point
and 1.4 times faster compared to 8-bit unsigned integers for
the smaller kernel (upper half of the Table). For the bigger
kernel it is 2.9 and 1.5 times respectively (lower half of the
Table).
TABLE I
MATRIX MULTIPLICATION TIMING
H
eight
W
idth
D
epth
Floating
point
32-bit
tim
e
Int
32-bit
tim
e
U
nsigned
int
8-bit
tim
e
U
nsigned
int
4-bit
tim
e
U
nit
8
100
10 8.3 8.3 4.6 3.9 µs
40 21 21 12 8.4 µs
100 53 52 28 19 µs
400
10 32 33 17 14 µs
40 90 90 50 33 µs
100 0.21 0.21 0.15 0.11 ms
1600
10 0.13 0.14 0.070 0.058 ms
40 0.35 0.36 0.25 0.19 ms
100 2.2 2.4 0.78 0.55 ms
24
100
10 15 15 9.1 6.2 µs
40 44 43 24 15 µs
100 0.11 0.10 0.054 0.032 ms
400
10 62 61 35 24 µs
40 0.18 0.17 0.096 0.058 ms
100 0.44 0.42 0.24 0.15 ms
1600
10 0.24 0.24 0.14 0.097 ms
40 0.72 0.71 0.43 0.28 ms
100 3.2 3.1 1.2 0.76 ms
B. QNN
Acceleration of matrix multiplication promises that 4-bit
QNN will work significantly faster than CNN of the same
architecture.
We trained CNN that recognizes characters from the
machine-readable zone (MRZ) of documents (for example Fig.
3a): its alphabet contains 36 characters (26 capital Latin letters,
number 1-9 and character ”<”). We treated the capital letter
”O” and number ”0” as the same character. Our network was
trained on synthetic dataset, generated using method from [29]
(Fig. 3b). It was tested on images from MRZ of documents
of MIDV-500 dataset [24] (Fig. 3c). Because the dataset
contains only text fields, not separate characters, we performed
automatic segmentation using a segmentation network [29].
(a) MRZ from German driving licence in MIDV-500
(b) Synthetic images
(c) Real-world images
Fig. 3. Examples of images
CNN architecture is provided in a Table II, where Conv
denotes a convolutional layer without bias or padding and FC
a fully-connected layer. This network used fixed-size 25 ×
33 grayscale images as an input. It contained 10892 trainable
parameters. While converting to QNN all convolutional layers
(8264 parameters) were quantized.
TABLE II
CNN ARCHITECTURE
# Layer Activation Parameters
type function
1 Conv ReLU 8 filters 5× 5, stride 1× 1
2 Conv ReLU 8 filters 3× 3, stride 1× 1
3 Conv ReLU 8 filters 3× 3, stride 2× 2
4 Conv ReLU 16 filters 3× 3, stride 1× 1
5 Conv ReLU 16 filters 3× 3, stride 2× 2
6 Conv ReLU 24 filters 3× 3, stride 1× 1
7 FC SoftMax 36 neurons
We also trained CNN and then converted it to QNN using
8-bit (QNN-8) and 4-bit (QNN-4) quantization. Than we
compared their recognition accuracy on synthetic validation
data from the training dataset and real-world data from MIDV-
500 dataset, and also measured image recognition time and
time per computation of all convolutions. Moreover we mea-
sured time of naive implementation of quantized network, that
is based on multiplication of 32-bit integer matrices. This
experiment was performed on the same ODROID-XU4 device.
Results are presented in a Table III.
TABLE III
CNN ARCHITECTURE
Model Accuracy Accuracy Convolution Total
synthetic, % MIDV, % time, ms time, ms
CNN 99.8 95.6 0.99 1.22
QNN-8 99.7 95.4 0.55 0.74
QNN-4 99.2 95.0 0.45 0.63
QNN-32 - - 1.16 1.47
According to the results of experiment naive implementa-
tion of quantized neural network is even less efficient than
floating point CNN, because additional time is required for
quantization, while matrix multiplication gains no additional
speedup. We can also see that both QNN-8 and proposed
QNN-4 maintain a good quality of recognition and speed
up computation by 39% and 48% respectively (QNN-4 is
1.17 times faster tham QNN-8). This is lower then speedup
in the computation of convolutions (44% and 54%) because
additional time is required for quantization of input of each
layer.
V. CONCLUSION
In this paper, we provide an implementation of an efficient
matrix multiplication algorithm for 4-bit quantized matrices
for mobile devices with ARM-based architecture. We experi-
mentally prove its efficiency on ODROID-XU4: it works about
2.9 times faster than floating-point multiplication from Eigen
library and 1.5 times faster than 8-bit quantized multiplication
from gemmlowp library.
Then we propose the 4-bit QNN model that benefits greatly
from our algorithm of matrix multiplication. We demonstrate
that this model is both viable and efficient. On the real-world
problem of OCR recognition on the MIDV-500 dataset, it
demonstrates 95.0% accuracy, while the floating-point network
gives 95.6% accuracy. Our network works 1.93 times faster
than traditional CNN and 1.17 times faster than 8-bit QNN of
the same architecture.
Our work shows that the efficient implementation of highly
quantized neural networks is possible for CPUs. It allows
creating applications for complex real-world tasks and satisfy
memory and computational constraints of modern smartphones
and IoT devices. Thus, this greatly expands the applicability
of modern recognition methods and brings many quantization
ideas closer to practical use in edge computing.
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